A radio-frequency (rf) matching circuit with an in situ tunable varactor diode used for rf reflectometry measurements in semiconductor nanostructures is investigated and used to optimize the sample-specific chip design. The samples are integrated in a 2-4 GHz stub-matching circuit consisting of a waveguide stub shunted to the terminated coplanar waveguide. Several quantum point contacts fabricated on a GaAs/AlGaAs heterostructure with different chip designs are compared. We show that the change of the reflection coefficient for a fixed change in the quantum point contact conductance can be enhanced by a factor of 3 compared to conventional designs by a suitable electrode geometry.
A radio-frequency (rf) matching circuit with an in situ tunable varactor diode used for rf reflectometry measurements in semiconductor nanostructures is investigated and used to optimize the sample-specific chip design. The samples are integrated in a 2-4 GHz stub-matching circuit consisting of a waveguide stub shunted to the terminated coplanar waveguide. Several quantum point contacts fabricated on a GaAs/AlGaAs heterostructure with different chip designs are compared. We show that the change of the reflection coefficient for a fixed change in the quantum point contact conductance can be enhanced by a factor of 3 compared to conventional designs by a suitable electrode geometry.
High-frequency reflectometry measurements in semiconductor nanostructures [1] allow dispersive state readout detecting the state-dependent "quantum capacitance" of a qubit [2] and time-resolved charge detection measurements [3] [4] [5] [6] using a quantum point contact (QPC) [7] or a single-electron transistor [8] as charge detector. We investigate a radio-frequency (rf) matching circuit as an approach to reach higher detection bandwidths in single-shot measurements compared to dc readout techniques [9] [10] [11] . This was motivated by exciting experiments such as the measurement of a single electron spin by spin-to-charge conversion [12] , the measurement of full counting statistics [13] , and single-shot readout of a spin qubit [14] . In contrast to previously demonstrated rf techniques [3] [4] [5] [6] , we use a stub-matching approach, adopted from microwave impedance matching [15, 16] .
The basic idea of reflectometry measurements is to detect the reflection of a rf-signal depending on the load terminating the waveguide. The reflection coefficient Γ is most sensitive to changes of the load impedance Z L if Z L is close to the characteristic impedance Z 0 of the waveguide of 50 Ω [17] . The reflection coefficient is given by Γ = (Z L − Z 0 )/(Z L + Z 0 ). In the presented case the load is a QPC integrated into a rf matching circuit. The latter consists of a waveguide stub shunted to the waveguide terminated by Z L and is integrated on a printed circuit board (PCB). The shunt-stub circuit is in situ tunable which simplifies the matching procedure [18] . The matching circuit design as well as the sample chip design have a large impact on the measurement performance. In this paper we focus on the optimization of the chip design. Previous transmission measurements in GaAs/AlGaAs heterostructures point to the assumption that these results may also be important for matching frequencies lower than the 2-4 GHz investigated in this paper [19] . The paper is written within the scope of time-resolved charge detection measurements. The con- * Electronic address: hesarah@phys.ethz.ch clusions for the design of the sample chip and the PCB, however, are more generally valid for reflectometry measurements. In the following, we discuss the setup sketched in Fig. 1(a) . A rf carrier signal is generated by a vector network analyzer (VNA) and applied to the sample via a directional coupler. Before reaching the sample, a dc component is added to the signal by using a bias tee. At arXiv:1206.1785v1 [cond-mat.mes-hall] 8 Jun 2012
the PCB, containing matching circuit and sample, the rf signal is partly reflected and afterwards amplified by 60 dB using a 2-4 GHz room temperature amplifier before reaching the input port of the VNA. Dc blocks are used to avoid ground loops. All components except for the PCB are placed at room temperature for ease of calibration. The calibration is done in 3 steps using commercial calibration kits [20] .
A schematic of the PCB is shown in the dashed box in Fig. 1(a) and on the photograph in Fig. 1(b) . The substrate of the PCB is AD1000 (Arlon), with a dielectric constant of 10 and a roughly 17 µm thick copper layer. A thin gold coating prevents oxidation. The transmission lines on the PCB, coplanar waveguides with ground plane (CPWG), form the matching circuit and have a loss of about 3.88 dB/m at 3 GHz. The sample chip including the QPC (shown in the atomic force microscope (AFM) scan in Fig. 1(a) ) is glued into a 3 × 3 mm 2 recess at the end of the CPWG and connected with bond wires.
Impedance matching is achieved by a CPWG stub shunted to the 50 Ω CPWG at a distance d 1 of about λ/4 from the QPC load, where λ is the wavelength of the roughly 3 GHz carrier signal. The stub has a length d 2 of about λ/4 and is terminated by a varactor diode. The capacitance C d of the diode is in situ tunable by applying a dc voltage V d [18] . A bias tee, consisting of two on-chip capacitors of 15 pF each and of an inductor of 8.2 nH, is placed on the PCB close to the diode. This provides a rf ground for the rf signal without affecting the dc voltage V d tuning the diode's capacitance. The influence of the bias tee on the rf circuit performance is irrelevant as the diode capacitance C d of 0.3 − 1.1 pF is small enough compared to the capacitance of the on-chip bias tee. The total impedance Z L of the stub-matching circuit with integrated QPC and diode is given by the inverse of the sum of the two admittances -the one of the CPWG part from the load to the stub including the QPC Y d1 and the one of the stub including the diode Y d2
where Y d is the admittance of the diode and α is the attenuation constant of the CPWG. The basic idea to match Z L to Z 0 = (Y 0 ) −1 = 50 Ω is to choose d 1 such that for a certain frequency f the admittance of the load terminating the CPWG, in our case Y QPC , is tranformed to Y d1 = Y 0 + jB at the distance d 1 from the load. The susceptance B depends on Y QPC . The length d 2 of the shunted stub is then designed such that the admittance of the stub is equal to Y d2 = −jB and hence the total admittance Y L is exactly the characteristic admittance Y 0 .
For fixed d 1 = 8.23 mm and d 2 = 8.47 mm, as in our case, the carrier frequency f and the capacitance of the varactor diode C d are adjusted to achieve impedance matching (Z L = Z 0 and hence |Γ|=0). For distinct QPC conductance values, the reflection coefficient is measured as a function of the diode voltage V d and the carrier frequency f , and pairs (f m ,V dm ) can be extracted for which Z L is closest to 50 Ω. In Fig. 1(c) the absolute value of the reflection coefficient |Γ| versus frequency f for a fixed diode voltage is shown. The PCB is designed for a matching frequency close to 3 GHz, and we measure a full width at half maximum of around 100 MHz, which puts an upper limit on the setup bandwidth.
The samples are fabricated using photolithography and AFM lithography on a GaAs/AlGaAs heterostructure with a two-dimensional electron gas (2DEG) 34 nm below the surface. The 2DEG has a mobility of 33 m 2 /Vs and an electron density of 4.8 × 10 15 m −2 at a temperature of 4 K. We compare 6 samples with 4 different designs shown in Fig. 2(a-d) . The mesas (darkest grey areas) are the conducting plateaus that remain after etching the GaAs/AlGaAs heterostructure. Dc voltages are applied to the quantum structure via Ohmic contacts (white cir- cles), including special rf Ohmic contacts (areas within dotted black lines) placed at different distances to the center mesa area, where a QPC is located. The rf Ohmic contacts in Fig. 2(c,d) are covered by 200 nm thick gold electrodes (light grey areas) forming CPWGs to optimize the rf performance. The CPWGs loss of about 30 dB/m is higher than the loss on the PCB but it is still not comparable to the resistive damping in the 2DEG [21] . The inset of Fig. 2(c) shows the AFM scan of sample 4 including the AFM lines (red dotted line) forming the QPC.
In a charge detection measurement, charging a quantum dot (QD) by one electron causes a certain change in the QPC conductance. The maximum QPC conductance change due to one additional electron on the QD |dg/dq| is a quantity that varies from one nanostructure to the next and is not a characteristic of the microscale chip design but depends on the nanostructure design. To measure the performance of the chip design, we therefore consider the change of the reflection coefficient for a given change in the QPC conductance |dΓ/dg| by varying the voltage V g on a gate electrode next to the QPC [22] . The figure of merit for an optimized design is the slope |dΓ/dg| of the curves evaluated at the conductance g where |dΓ/dg||dg/dq| has its maximum and this is usually close to 0.5 × 2e 2 /h as |dg/dq| has a maximum there (arrow in Fig. 3(a) ). Therefore it is a good measure to compare |dΓ/dg| at g equal to 0.5 × 2e
2 /h for different sample designs. Fig. 3(a) shows the quantized conductance of the QPC as a function of gate voltage V g . A gate voltage independent contact resistance is subtracted from the measured resistance. These contact resistances were extracted to be between 1.2 -4 kΩ for all samples except for sample 4a (9 kΩ) and 4b (15 kΩ).
We will now direct our attention to the rf measurements. The carrier signal power reaching the PCB is -65 dBm. The absolute value of the reflection coefficient |Γ| is plotted as a function of QPC gate voltage for selected pairs (f m ,V dm ) in Fig. 3(b) , where f m is the matching frequency and V dm is the diode voltage applied to achieve matching. The plateaus due to the quantized conductance of the QPC are clearly observable. By combining the data shown in Fig. 3(a) and 3(b) , |Γ| can be plotted as a function of conductance g (see Fig. 3(c) ). In Fig. 3(d) , the slope |dΓ/dg| as a function of g is plotted [23] . It does not change significantly for curves with different matching points (conductance values for which |Γ|=0 holds, corresponding to a pair (f m ,V dm )) from 0 to 3 × 2e 2 /h (see Fig. 3(d) ). But if the matching point is moved to even higher conductance values, a decrease in |dΓ/dg| is expected for any g close to the pinch-off of the QPC (not shown).
Tab. I gives an overview of the main parameters of the 6 devices with the designs shown in Fig. 2 . One characteristic is the distance between the QPC and the Ohmic contact through which the rf signal is applied. Long distances are ≥ 785 µm and short distances are ≤ 115 µm. Half of the samples have a 50 Ω on-chip CPWG which ends ∼ 10 µm before the QPC. Another criterion is the bonding. All samples are equipped with wedge bond wires (W, diameter 30 µm) and sample 4 and 6 additionally with ribbon bond wires (R, 100 × 12 µm crosssectional area, made out of Au).
The results are presented in Fig. 4 where |dΓ/dg| g=0.5×2e 2 /h is plotted for each sample for one representative pair (f m ,V d m ). It is clearly visible that all samples with on-chip CPWG (full squares/circles) perform better than the ones without on-chip CPWG (empty squares/circles), independent of the distance from the Ohmic contact to the QPC. A factor of 3 improvement from the standard sample (no. 1, distance ≥ 785 µm, no on-chip CPWG) to the best sample (no. 5, distance ≤ 115 µm, with on-chip CPWG) was achieved.
For the samples without on-chip CPWG, the distance (long: red squares, short: black circles) over which the rf signal has to pass through the 2DEG before reaching the QPC seems to be a relevant criterion. One more sample supporting this result was measured, but as it was not possible to close the QPC to 0.5 × 2e 2 /h (due to leakage currents) the data is not shown here. The use of ribbon bonds for sample 4 shows an improvement compared to wedge bonds. All 6 curves measured at different matching points (same procedure as shown in Fig. 3 ) for sample 4b have a larger |dΓ/dg| compared to all curves of sample 4a. However, for sample 6 no conclusion is possible as the on-chip CPWG was partly damaged during the bonding procedure. To check the reproducibility, sample 2 and 6b were cooled down again, showing only small deviations. Furthermore, by moving to a different matching point, it was possible to improve the sensitivity by up to 11.5% at points not measured in the first cooldown.
In conclusion, we have presented an in situ tunable shunt stub matching circuit and observed that the sample chip design can be improved significantly leading to up to a factor of 3 improvement in |dΓ/dg| g=0.5×2e 2 /h by integrating coplanar waveguides into the design. A smaller improvement is achieved by simply reducing the distance between Ohmic contact and QPC. These designs can be adapted to other rf-matching circuits as well. The design of the matching circuit integrated into the PCB can be adjusted to higher resonance frequencies by decreasing the stub lengths accordingly. The tunability of the matching circuit facilitates impedance matching and the measurement of a variety of different samples in the future such as InAs nanowire or graphene quantum structures [24, 25] which are promising for an increased coupling between detector and nanostructure to measure.
